prikaz prve stranice dokumenta Implementacija DCSK modulatora i demodulatora u FPGA
  Download
PDF 1.44 MB
undergraduate thesis
Implementacija DCSK modulatora i demodulatora u FPGA
Osijek: Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, 2019. urn:nbn:hr:200:832447
Vinogradac, Domagoj
Josip Juraj Strossmayer University of Osijek
Faculty of Electrical Engineering, Computer Science and Information Technology Osijek
Department of Computer Engineering and Automation
Chair of Automation and Robotics

Institutional repository: Faculty of Electrical Engineering, Computer Science and Information Technology Osijek

Cite this document

Vinogradac, D. (2019). Implementacija DCSK modulatora i demodulatora u FPGA (Undergraduate thesis). Osijek: Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek. Retrieved from https://urn.nsk.hr/urn:nbn:hr:200:832447

Vinogradac, Domagoj. "Implementacija DCSK modulatora i demodulatora u FPGA." Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, 2019. https://urn.nsk.hr/urn:nbn:hr:200:832447

Vinogradac, Domagoj. "Implementacija DCSK modulatora i demodulatora u FPGA." Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, 2019. https://urn.nsk.hr/urn:nbn:hr:200:832447

Vinogradac, D. (2019). 'Implementacija DCSK modulatora i demodulatora u FPGA', Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, accessed 27 November 2024, https://urn.nsk.hr/urn:nbn:hr:200:832447

Vinogradac D. Implementacija DCSK modulatora i demodulatora u FPGA [Undergraduate thesis]. Osijek: Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek; 2019 [cited 2024 November 27] Available at: https://urn.nsk.hr/urn:nbn:hr:200:832447

D. Vinogradac, "Implementacija DCSK modulatora i demodulatora u FPGA", Undergraduate thesis, Josip Juraj Strossmayer University of Osijek, Faculty of Electrical Engineering, Computer Science and Information Technology Osijek, Osijek, 2019. Available at: https://urn.nsk.hr/urn:nbn:hr:200:832447

Metadata
TitleImplementacija DCSK modulatora i demodulatora u FPGA
Title (english)Implementation of DCSK modulator and demodulator in FPGA
AuthorDomagoj Vinogradac
MentorRatko Grbić (mentor)
Committee memberRatko Grbić (predsjednik povjerenstva)
Committee memberZdravko Krpić (član povjerenstva)
Committee memberKrešimir Nenadić (član povjerenstva)
GranterJosip Juraj Strossmayer University of Osijek
Faculty of Electrical Engineering, Computer Science and Information Technology Osijek
(Department of Computer Engineering and Automation)
(Chair of Automation and Robotics)
Osijek
Defense date and country2019-09-25, Croatia
Scientific / art field,
discipline and subdiscipline		TECHNICAL SCIENCES
Computing
Information Systems
Abstract
U ovom radu opisan je postupak izrade DCSK modulatora i demodulatora temeljenih na teoriji kaosa, odnosno kaotičnim signalima, opisanih koristeći VHDL jezik za opisivanje sklopovlja te implementirnih na FPGA integrirani krug Zybo Z – 7000. Prvo je opisana teorija kaosa te kako se od te teorije došlo do kaotičnih signala i DCSK modulacije. Zatim su opisani VHDL jezik za opisivanje sklopovlja i zbog čega je nastao te kako se pomoću njega opisuju sklopovi, te Zybo razvojna pločica i sve njene komponente i mogućnosti. Zatim je opisan proces izrade DCSK modulatora i demodulatora te što svaki blok u dizajnu predstavlja i kako radi. Nakon toga, opisani su Vivado i ModelSim alati koji su korišteni za simulaciju i implementaciju dizajna. Završno, prikazano je zauzeće dizajna na samoj Zybo pločici te testiranje ispravnosti rada samog dizajna pomoću računala, preko USB - UART adaptera odnosno UART protokola.
Abstract (english)
This paper describes the procedure for designing DCSK modulator and demodulator, based on Chaos theory and chaotic signals. VHDL hardware description language is used to describe the design, while FPGA integrated circuit, Zybo Z – 7000, is used for implementation. Firstly, the Chaos theory was described and how DCSK modulation was derived from the knowledge about chaos. Secondly, the VHDL hardware description language was introduced and an explaination on how to use it to describe electrical circuits and why it was made in the first place is given. Thirdly, Zybo development board and all it's components and functionalities are described. Then the proces of designing the DCSK modulator and demodulator is described, along with what each block of the design represents and how it works. Afterwards, Vivado, ModelSim and their use for simulation and implementation of the design is given. Finally, the design's usage of the Zybo board and the testing of the design itself using a computer and an USB – UART adapter is shown
Keywords
Keywords (english)
Languagecroatian
URN:NBNurn:nbn:hr:200:832447
Study programmeTitle: Undergraduate University Study Programme in Computer Engineering
Study programme type: university
Study level: undergraduate
Academic / professional title: sveučilišni/a prvostupnik/ prvostupnica (baccalaureus/baccalaurea) inženjer/inženjerka računarstva (sveučilišni/a prvostupnik/ prvostupnica (baccalaureus/baccalaurea) inženjer/inženjerka računarstva)
Type of resourceText
File originBorn digital
Access conditionsOpen access
Terms of useLicence In copyright icon
Created on2019-12-02 12:49:33