prikaz prve stranice dokumenta Izvedba aritmetičkih naredaba SIMD na procesoru FRISC
No public access
undergraduate thesis
Izvedba aritmetičkih naredaba SIMD na procesoru FRISC
Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing, 2017. urn:nbn:hr:168:160319
Milković, Tomislav
University of Zagreb
Faculty of Electrical Engineering and Computing

Institutional repository: FER Repository

Cite this document

Milković, T. (2017). Izvedba aritmetičkih naredaba SIMD na procesoru FRISC (Undergraduate thesis). Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing. Retrieved from https://urn.nsk.hr/urn:nbn:hr:168:160319

Milković, Tomislav. "Izvedba aritmetičkih naredaba SIMD na procesoru FRISC." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2017. https://urn.nsk.hr/urn:nbn:hr:168:160319

Milković, Tomislav. "Izvedba aritmetičkih naredaba SIMD na procesoru FRISC." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2017. https://urn.nsk.hr/urn:nbn:hr:168:160319

Milković, T. (2017). 'Izvedba aritmetičkih naredaba SIMD na procesoru FRISC', Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, accessed 04 July 2024, https://urn.nsk.hr/urn:nbn:hr:168:160319

Milković T. Izvedba aritmetičkih naredaba SIMD na procesoru FRISC [Undergraduate thesis]. Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing; 2017 [cited 2024 July 04] Available at: https://urn.nsk.hr/urn:nbn:hr:168:160319

T. Milković, "Izvedba aritmetičkih naredaba SIMD na procesoru FRISC", Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, 2017. Available at: https://urn.nsk.hr/urn:nbn:hr:168:160319

Metadata
TitleIzvedba aritmetičkih naredaba SIMD na procesoru FRISC
Title (english)Arithmetic SIMD Instructions Implementation in FRISC Processor
AuthorTomislav Milković
MentorMario Kovač (mentor)
Committee memberMario Kovač (predsjednik povjerenstva)
Committee memberDaniel Hofman (član povjerenstva)
Committee memberAlen Duspara (član povjerenstva)
GranterUniversity of Zagreb
Faculty of Electrical Engineering and Computing
Zagreb
Defense date and country2017-07-10, Croatia
Scientific / art field,
discipline and subdiscipline		TECHNICAL SCIENCES
Computing
Abstract
Cilj ovog završnog rada bio je izvesti skup naredbi za vektorsku obradu podataka (single instruction, multiple data – SIMD) na procesoru FRISC. Trebalo je nadograditi FRISC-ovu arhitekturu novim registrima veće širine te dodati novu aritmetičko-logičku jedinicu koja će moći obrađivati nekoliko podataka odjednom. Dodano je 16 64-bitnih registara te 8 128-bitnih registara. Nova SIMD ALU može raditi s podacima širine 8, 16, 32 ili 64 bita. Također je prilagođena upravljačka jedinica kako bi na temelju novih naredbi mogla postavljati upravljačke signale za skup registara i SIMD ALU. Za izradu projekta korištena je pločica Xilinx PYNQ-Z1 temeljena na Artix-7 seriji FPGA. VHDL kod pisan je u razvojnom okruženju Xilinx Vivado WebPack. Izrađena je i simulacija modula dodanih u arhitekturu FRISC procesora te je čitav sustav ispitan i na PYNQ-Z1 pločici.
Abstract (english)
The goal of this bachelor’s thesis was to implement instruction set for vector processing of data (single instruction, multiple data) in FRISC processor. FRISC processor’s architecture was updated with registers of larger widths and with new arithmetic logic unit which could operate on more data in parallel. 16 new 64-bit registers were added to the register set, along with 8 128-bit registers. The new SIMD ALU can operate on 8-bit, 16-bit, 32-bit and 64-bit data. The control unit was also updated, so it would set the control signals for register set and SIMD ALU according to newly added instructions. For development of this project, a Xilinx PYNQ-Z1 board was used, which is based on Artix-7 series FPGA. VHDL code was written in Xilinx Vivado WebPack design suite. Also, a simulation of newly added modules to the FRISC architecture was carried out, along with testing of the whole system on PYNQ-Z1 board.
Keywords
Keywords (english)
Languagecroatian
URN:NBNurn:nbn:hr:168:160319
Study programmeTitle: Computing
Study programme type: university
Study level: undergraduate
Academic / professional title: sveučilišni/a prvostupnik/ prvostupnica (baccalaureus/baccalaurea) inženjer/inženjerka računarstva (sveučilišni/a prvostupnik/ prvostupnica (baccalaureus/baccalaurea) inženjer/inženjerka računarstva)
Type of resourceText
File originBorn digital
Access conditionsClosed access
Terms of useLicence In copyright icon
Public note
Created on2019-03-13 19:04:46