prikaz prve stranice dokumenta Prevođenje tokovnog programa za heterogenu ugradbenu platformu s procesorom RISC-V
No public access
undergraduate thesis
Prevođenje tokovnog programa za heterogenu ugradbenu platformu s procesorom RISC-V
Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing, 2018. urn:nbn:hr:168:360217

Šeler, Martin
University of Zagreb
Faculty of Electrical Engineering and Computing

Institutional repository: FER Repository

Cite this document

Šeler, M. (2018). Prevođenje tokovnog programa za heterogenu ugradbenu platformu s procesorom RISC-V (Undergraduate thesis). Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing. Retrieved from https://urn.nsk.hr/urn:nbn:hr:168:360217

Šeler, Martin. "Prevođenje tokovnog programa za heterogenu ugradbenu platformu s procesorom RISC-V." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2018. https://urn.nsk.hr/urn:nbn:hr:168:360217

Šeler, Martin. "Prevođenje tokovnog programa za heterogenu ugradbenu platformu s procesorom RISC-V." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2018. https://urn.nsk.hr/urn:nbn:hr:168:360217

Šeler, M. (2018). 'Prevođenje tokovnog programa za heterogenu ugradbenu platformu s procesorom RISC-V', Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, accessed 16 June 2024, https://urn.nsk.hr/urn:nbn:hr:168:360217

Šeler M. Prevođenje tokovnog programa za heterogenu ugradbenu platformu s procesorom RISC-V [Undergraduate thesis]. Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing; 2018 [cited 2024 June 16] Available at: https://urn.nsk.hr/urn:nbn:hr:168:360217

M. Šeler, "Prevođenje tokovnog programa za heterogenu ugradbenu platformu s procesorom RISC-V", Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, 2018. Available at: https://urn.nsk.hr/urn:nbn:hr:168:360217