prikaz prve stranice dokumenta FPGA implementacija filtara s varijabilnim kašnjenjem temeljena na Farrow strukturi
No public access
master's thesis
FPGA implementacija filtara s varijabilnim kašnjenjem temeljena na Farrow strukturi
Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing, 2016. urn:nbn:hr:168:710701

Benc, Antonio
University of Zagreb
Faculty of Electrical Engineering and Computing

Institutional repository: FER Repository

Cite this document

Benc, A. (2016). FPGA implementacija filtara s varijabilnim kašnjenjem temeljena na Farrow strukturi (Master's thesis). Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing. Retrieved from https://urn.nsk.hr/urn:nbn:hr:168:710701

Benc, Antonio. "FPGA implementacija filtara s varijabilnim kašnjenjem temeljena na Farrow strukturi." Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2016. https://urn.nsk.hr/urn:nbn:hr:168:710701

Benc, Antonio. "FPGA implementacija filtara s varijabilnim kašnjenjem temeljena na Farrow strukturi." Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2016. https://urn.nsk.hr/urn:nbn:hr:168:710701

Benc, A. (2016). 'FPGA implementacija filtara s varijabilnim kašnjenjem temeljena na Farrow strukturi', Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, accessed 12 December 2024, https://urn.nsk.hr/urn:nbn:hr:168:710701

Benc A. FPGA implementacija filtara s varijabilnim kašnjenjem temeljena na Farrow strukturi [Master's thesis]. Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing; 2016 [cited 2024 December 12] Available at: https://urn.nsk.hr/urn:nbn:hr:168:710701

A. Benc, "FPGA implementacija filtara s varijabilnim kašnjenjem temeljena na Farrow strukturi", Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, 2016. Available at: https://urn.nsk.hr/urn:nbn:hr:168:710701