prikaz prve stranice dokumenta Integracija analognih modula u Schnider PLC maketu
No public access
undergraduate thesis
Integracija analognih modula u Schnider PLC maketu
Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing, 2016. urn:nbn:hr:168:544207
Diklić, Vjekoslav
University of Zagreb
Faculty of Electrical Engineering and Computing

Institutional repository: FER Repository

Cite this document

Diklić, V. (2016). Integracija analognih modula u Schnider PLC maketu (Undergraduate thesis). Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing. Retrieved from https://urn.nsk.hr/urn:nbn:hr:168:544207

Diklić, Vjekoslav. "Integracija analognih modula u Schnider PLC maketu." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2016. https://urn.nsk.hr/urn:nbn:hr:168:544207

Diklić, Vjekoslav. "Integracija analognih modula u Schnider PLC maketu." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2016. https://urn.nsk.hr/urn:nbn:hr:168:544207

Diklić, V. (2016). 'Integracija analognih modula u Schnider PLC maketu', Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, accessed 22 November 2024, https://urn.nsk.hr/urn:nbn:hr:168:544207

Diklić V. Integracija analognih modula u Schnider PLC maketu [Undergraduate thesis]. Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing; 2016 [cited 2024 November 22] Available at: https://urn.nsk.hr/urn:nbn:hr:168:544207

V. Diklić, "Integracija analognih modula u Schnider PLC maketu", Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, 2016. Available at: https://urn.nsk.hr/urn:nbn:hr:168:544207

Metadata
TitleIntegracija analognih modula u Schnider PLC maketu
Title (english)Integration of analog modules on Schnider PLC
AuthorVjekoslav Diklić
MentorStjepan Bogdan (mentor)
Committee memberStjepan Bogdan (predsjednik povjerenstva)
Committee memberGoran Vasiljević (član povjerenstva)
Committee memberEdin Kočo (član povjerenstva)
GranterUniversity of Zagreb
Faculty of Electrical Engineering and Computing
Zagreb
Defense date and country2016-09-07, Croatia
Scientific / art field,
discipline and subdiscipline		TECHNICAL SCIENCES
Electrical Engineering
Abstract
Cilj u ovom završnom radu je implementacija analognog modula na Schneider PLC maketu. Na ulaze analognog modula povezani su potenciometri i otpornicka temperaturna sondu KTY81. Naponske razine prilagožene su korištenjem otpornika. Na HMI-u je potrebno prikazati ocitane vrijednosti analognog modula u obliku stupicastog dijagrama.
Abstract (english)
The goal od this thesis is implementation of analogue module on Schneider PLC model. Potentiometers and temperature sensor KTY81 are connected to inputs of analoge module. Voltage levels are adjusted using network of resistors. readen analogeu values are shown on HMI in shape of Bar diagrams.
Keywords
Keywords (english)
Languagecroatian
URN:NBNurn:nbn:hr:168:544207
Study programmeTitle: Electrical Engineering and Information Technology
Study programme type: university
Study level: undergraduate
Academic / professional title: sveučilišni/a prvostupnik/ prvostupnica (baccalaureus/baccalaurea) inženjer/inženjerka elektrotehnike i informacijske tehnologije (sveučilišni/a prvostupnik/ prvostupnica (baccalaureus/baccalaurea) inženjer/inženjerka elektrotehnike i informacijske tehnologije)
Type of resourceText
File originBorn digital
Access conditionsClosed access
Terms of useLicence In copyright icon
Public note
Created on2018-02-06 08:25:48