prikaz prve stranice dokumenta Izvedba akceleratora za obradu slika za processor RISC-V
No public access
master's thesis
Izvedba akceleratora za obradu slika za processor RISC-V
Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing, 2020. urn:nbn:hr:168:387175

Jakovac, Stjepan
University of Zagreb
Faculty of Electrical Engineering and Computing

Institutional repository: FER Repository

Cite this document

Jakovac, S. (2020). Izvedba akceleratora za obradu slika za processor RISC-V (Master's thesis). Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing. Retrieved from https://urn.nsk.hr/urn:nbn:hr:168:387175

Jakovac, Stjepan. "Izvedba akceleratora za obradu slika za processor RISC-V." Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2020. https://urn.nsk.hr/urn:nbn:hr:168:387175

Jakovac, Stjepan. "Izvedba akceleratora za obradu slika za processor RISC-V." Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2020. https://urn.nsk.hr/urn:nbn:hr:168:387175

Jakovac, S. (2020). 'Izvedba akceleratora za obradu slika za processor RISC-V', Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, accessed 28 December 2024, https://urn.nsk.hr/urn:nbn:hr:168:387175

Jakovac S. Izvedba akceleratora za obradu slika za processor RISC-V [Master's thesis]. Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing; 2020 [cited 2024 December 28] Available at: https://urn.nsk.hr/urn:nbn:hr:168:387175

S. Jakovac, "Izvedba akceleratora za obradu slika za processor RISC-V", Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, 2020. Available at: https://urn.nsk.hr/urn:nbn:hr:168:387175