prikaz prve stranice dokumenta Implementacija povezivanja AXI-uređaja s mrežom na čipu
No public access
master's thesis
Implementacija povezivanja AXI-uređaja s mrežom na čipu
Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing, 2021. urn:nbn:hr:168:227613
Ramljak, Josip
University of Zagreb
Faculty of Electrical Engineering and Computing

Institutional repository: FER Repository

Cite this document

Ramljak, J. (2021). Implementacija povezivanja AXI-uređaja s mrežom na čipu (Master's thesis). Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing. Retrieved from https://urn.nsk.hr/urn:nbn:hr:168:227613

Ramljak, Josip. "Implementacija povezivanja AXI-uređaja s mrežom na čipu." Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2021. https://urn.nsk.hr/urn:nbn:hr:168:227613

Ramljak, Josip. "Implementacija povezivanja AXI-uređaja s mrežom na čipu." Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2021. https://urn.nsk.hr/urn:nbn:hr:168:227613

Ramljak, J. (2021). 'Implementacija povezivanja AXI-uređaja s mrežom na čipu', Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, accessed 26 December 2024, https://urn.nsk.hr/urn:nbn:hr:168:227613

Ramljak J. Implementacija povezivanja AXI-uređaja s mrežom na čipu [Master's thesis]. Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing; 2021 [cited 2024 December 26] Available at: https://urn.nsk.hr/urn:nbn:hr:168:227613

J. Ramljak, "Implementacija povezivanja AXI-uređaja s mrežom na čipu", Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, 2021. Available at: https://urn.nsk.hr/urn:nbn:hr:168:227613

Metadata
TitleImplementacija povezivanja AXI-uređaja s mrežom na čipu
Title (english)Implementation of AXI Devices Connection to Network-on-Chip
AuthorJosip Ramljak
MentorDaniel Hofman (mentor)
Committee memberDaniel Hofman (predsjednik povjerenstva)
Committee memberJosip Knezović (član povjerenstva)
Committee memberIvana Bosnić (član povjerenstva)
GranterUniversity of Zagreb
Faculty of Electrical Engineering and Computing
Zagreb
Defense date and country2021-06-29, Croatia
Scientific / art field,
discipline and subdiscipline		TECHNICAL SCIENCES
Computing
Abstract
Unutar ovoga rada opisan je i implementiran usmjerivač, mreža na čipu i mrežni adapter. Mrežni adapter omogućava spajanje uređaja s AXI4-Lite sučeljem na usmjerivača unutar mreže na čipu. Mrežni adapter se sastoji od 2 dijela: Master Network Adapter MNA i Slave Network Adapter SNA. Usmjerivač prima flitove od mrežnog adaptera, zatim ih šalje kroz mrežu do odredišnog usmjerivača. Usmjerivač koristi wormhole politiku usmjeravanja, također koristi virtualne kanale. Nadalje, koristi kontrolu toka kreditima i javlja susjednim usmjerivačima stanje njegovih virtualnih kanala. Mreža na čipu ne mora biti pravilnog oblika poput kvadra, moguće je napraviti i oblik pravokutnika. Usmjerivači unutar mreže na čipu prate globalni četverotaktni operacijski ciklus.
Abstract (english)
Within this work, router, network-on-chip, and network adapter are implemented and described. A network adapter allows connecting devices with AXI4-Lite interface on the router inside the network-on-chip. The network adapter consists of two parts: the Master Network Adapter MNA, and the Slave Network Adapter SNA. The router receives flits from the network adapter, and then he forwards them through the NoC until the flits arrive at the final destination. The router uses wormhole flow control, also uses virtual channels. Furthermore, he uses credits for flow control and signals neighbors which of his virtual channels are occupied. The network on the chip does not need to be square form, it is possible to create NoC in the shape of a rectangle. Routers inside of NoC follow a global four-stroke operating cycle.
Keywords
Keywords (english)
Languagecroatian
URN:NBNurn:nbn:hr:168:227613
Study programmeTitle: Computing
Study programme type: university
Study level: graduate
Academic / professional title: magistar/magistra inženjer/inženjerka računarstva (magistar/magistra inženjer/inženjerka računarstva)
Type of resourceText
File originBorn digital
Access conditionsClosed access
Terms of useLicence In copyright icon
Public note
Created on2023-01-13 16:01:45