prikaz prve stranice dokumenta Implementacija napada na neuronsku mrežu analizom napajanja FPGA sklopa
No public access
undergraduate thesis
Implementacija napada na neuronsku mrežu analizom napajanja FPGA sklopa
Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing, 2020. urn:nbn:hr:168:317414
Galić, Mirko
University of Zagreb
Faculty of Electrical Engineering and Computing

Institutional repository: FER Repository

Cite this document

Galić, M. (2020). Implementacija napada na neuronsku mrežu analizom napajanja FPGA sklopa (Undergraduate thesis). Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing. Retrieved from https://urn.nsk.hr/urn:nbn:hr:168:317414

Galić, Mirko. "Implementacija napada na neuronsku mrežu analizom napajanja FPGA sklopa." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2020. https://urn.nsk.hr/urn:nbn:hr:168:317414

Galić, Mirko. "Implementacija napada na neuronsku mrežu analizom napajanja FPGA sklopa." Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2020. https://urn.nsk.hr/urn:nbn:hr:168:317414

Galić, M. (2020). 'Implementacija napada na neuronsku mrežu analizom napajanja FPGA sklopa', Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, accessed 25 July 2024, https://urn.nsk.hr/urn:nbn:hr:168:317414

Galić M. Implementacija napada na neuronsku mrežu analizom napajanja FPGA sklopa [Undergraduate thesis]. Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing; 2020 [cited 2024 July 25] Available at: https://urn.nsk.hr/urn:nbn:hr:168:317414

M. Galić, "Implementacija napada na neuronsku mrežu analizom napajanja FPGA sklopa", Undergraduate thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, 2020. Available at: https://urn.nsk.hr/urn:nbn:hr:168:317414

Metadata
TitleImplementacija napada na neuronsku mrežu analizom napajanja FPGA sklopa
Title (english)Implementation of a power supply side-channel attack on FPGA-based neural network
AuthorMirko Galić
MentorAdrijan Barić (mentor)
Committee memberAdrijan Barić (predsjednik povjerenstva)
Committee memberJurica Kundrata (član povjerenstva)
Committee memberVladimir Čeperić (član povjerenstva)
GranterUniversity of Zagreb
Faculty of Electrical Engineering and Computing
Zagreb
Defense date and country2020-09-12, Croatia
Scientific / art field,
discipline and subdiscipline		TECHNICAL SCIENCES
Computing
Abstract
Digitalni sustavi mogu biti sigurnosno ranjivi na razini programske i sklopovske podrške. Napadi koji koriste ranjivosti sklopovske podrške su tzv. side – channel napadi. U ovom radu na FPGA pločicu je implementirana jednoslojna neuronska mreža s linearnom funkcijom. Izvedeno je mjerenje napona napajanja FPGA sklopa. Napisana je programska podrška za obradu rezultata mjerenja te za njihovo daljnje korištenje. Izvršena je korelacijska analiza napajanja te su korištenjem koeficijenta korelacije pronađeni tajni ključevi, odnosno težine, neuronske mreže. Tim korakom je završen postupak reverznog inženjerstva neuronske mreže
Abstract (english)
Digital systems can be vulnerable at the software and hardware level. Attacks that exploit hardware support vulnerabilities are side - channel attacks. In this paper, a single-layer neural network with a linear function is implemented on an FPGA board. FPGA supply voltage measurement was performed. Software has been written for processing measurement results and their further use. A power correlation analysis was performed and secret keys, ie weights, of the neural network were found using the correlation coefficient. This step completed the process of reverse neural network engineering.
Keywords
Keywords (english)
Languagecroatian
URN:NBNurn:nbn:hr:168:317414
Study programmeTitle: Computing
Study programme type: university
Study level: undergraduate
Academic / professional title: sveučilišni/a prvostupnik/ prvostupnica (baccalaureus/baccalaurea) inženjer/inženjerka računarstva (sveučilišni/a prvostupnik/ prvostupnica (baccalaureus/baccalaurea) inženjer/inženjerka računarstva)
Type of resourceText
File originBorn digital
Access conditionsClosed access
Terms of useLicence In copyright icon
Public note
Created on2023-01-14 08:47:41