prikaz prve stranice dokumenta Senzor za mjerenje vođenih smetnji na čipu
No public access
master's thesis
Senzor za mjerenje vođenih smetnji na čipu
Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing, 2022. urn:nbn:hr:168:392353
Sabljak, Luka
University of Zagreb
Faculty of Electrical Engineering and Computing

Institutional repository: FER Repository

Cite this document

Sabljak, L. (2022). Senzor za mjerenje vođenih smetnji na čipu (Master's thesis). Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing. Retrieved from https://urn.nsk.hr/urn:nbn:hr:168:392353

Sabljak, Luka. "Senzor za mjerenje vođenih smetnji na čipu." Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2022. https://urn.nsk.hr/urn:nbn:hr:168:392353

Sabljak, Luka. "Senzor za mjerenje vođenih smetnji na čipu." Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, 2022. https://urn.nsk.hr/urn:nbn:hr:168:392353

Sabljak, L. (2022). 'Senzor za mjerenje vođenih smetnji na čipu', Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, accessed 12 September 2024, https://urn.nsk.hr/urn:nbn:hr:168:392353

Sabljak L. Senzor za mjerenje vođenih smetnji na čipu [Master's thesis]. Zagreb: University of Zagreb, Faculty of Electrical Engineering and Computing; 2022 [cited 2024 September 12] Available at: https://urn.nsk.hr/urn:nbn:hr:168:392353

L. Sabljak, "Senzor za mjerenje vođenih smetnji na čipu", Master's thesis, University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, 2022. Available at: https://urn.nsk.hr/urn:nbn:hr:168:392353

Metadata
TitleSenzor za mjerenje vođenih smetnji na čipu
Title (english)On-chip conducted emissions sensor
AuthorLuka Sabljak
MentorAdrijan Barić (mentor)
Committee memberAdrijan Barić (predsjednik povjerenstva)
Committee memberMarko Koričić (član povjerenstva)
Committee memberTvrtko Mandić (član povjerenstva)
GranterUniversity of Zagreb
Faculty of Electrical Engineering and Computing
Zagreb
Defense date and country2022-07-15, Croatia
Scientific / art field,
discipline and subdiscipline		TECHNICAL SCIENCES
Electrical Engineering
Abstract
U ovome radu objašnjen je postupak projektiranja senzora za mjerenje vođenih smetnji na čipu u 180 nm CMOS tehnologiji. Rad se sastoji od dviju cjelina. U prvoj se teorijski objašnjavaju dijelovi sklopa: uvodsko sljedilo, komparator, SR bistabil i jedinica za obradu podataka, a u drugom su prikazani rezultati simulacija u programskom alatu za simulaciju sustava Cadence Virtuoso. Napravljene su istosmjerne i izmjenične analize, Monte Carlo simulacijama određeno je vrijeme kašnjenja i napon pomaka sklopa i naposljetku simulirana je pogreška senzora koja sadržava sve prethodne karakteristike sklopa. Crtanjem topološkog nacrta, ekstrakcijom parazitnih elemenata i simulacijom sklopa s parazitnim elementima utvrđeno je konačno ponašanje sklopa.
Abstract (english)
The process of designing the on-chip conducted emissions sensor in 180 nm CMOS technology is explained in this paper. The paper is split into two parts. In the first part, the function of each part of the circuit: source follower, comparator, SR latch and data processing unit is explained, and in the second the results of the simulations, which were run by the Cadence Virtuoso simulation system software, are shown. There were DC and AC analyses made, delay time and offset voltage were determined by Monte Carlo simulations, and, lastly, the error of the sensor was simulated, which contains all previously mentioned characteristics. The behavior of the final circuit is determined by drawing of the layout, extraction of parasitic elements and post-layout simulation.
Keywords
Keywords (english)
Languagecroatian
URN:NBNurn:nbn:hr:168:392353
Study programmeTitle: Electrical Engineering and Information Technology
Study programme type: university
Study level: graduate
Academic / professional title: magistar/magistra inženjer/inženjerka elektrotehnike i informacijske tehnologije (magistar/magistra inženjer/inženjerka elektrotehnike i informacijske tehnologije)
Type of resourceText
File originBorn digital
Access conditionsClosed access
Terms of useLicence In copyright icon
Public note
Created on2023-01-14 09:53:05