prikaz prve stranice dokumenta Hibridno programiranje LabView FPGA
Access restricted to authenticated users
undergraduate thesis
Hibridno programiranje LabView FPGA
Split: University of Split, Faculty of Electrical Engineering, Mechanical Engineering and Naval Architecture, 2022. urn:nbn:hr:179:846494
Barać, Petar
University of Split
Faculty of Electrical Engineering, Mechanical Engineering and Naval Architecture
Department of Power Engineering

Institutional repository: Repository of the Faculty of Electrical Engineering, Mechanical Engineering and Naval Architecture

Cite this document

Barać, P. (2022). Hibridno programiranje LabView FPGA (Undergraduate thesis). Split: University of Split, Faculty of Electrical Engineering, Mechanical Engineering and Naval Architecture. Retrieved from https://urn.nsk.hr/urn:nbn:hr:179:846494

Barać, Petar. "Hibridno programiranje LabView FPGA." Undergraduate thesis, University of Split, Faculty of Electrical Engineering, Mechanical Engineering and Naval Architecture, 2022. https://urn.nsk.hr/urn:nbn:hr:179:846494

Barać, Petar. "Hibridno programiranje LabView FPGA." Undergraduate thesis, University of Split, Faculty of Electrical Engineering, Mechanical Engineering and Naval Architecture, 2022. https://urn.nsk.hr/urn:nbn:hr:179:846494

Barać, P. (2022). 'Hibridno programiranje LabView FPGA', Undergraduate thesis, University of Split, Faculty of Electrical Engineering, Mechanical Engineering and Naval Architecture, accessed 11 July 2024, https://urn.nsk.hr/urn:nbn:hr:179:846494

Barać P. Hibridno programiranje LabView FPGA [Undergraduate thesis]. Split: University of Split, Faculty of Electrical Engineering, Mechanical Engineering and Naval Architecture; 2022 [cited 2024 July 11] Available at: https://urn.nsk.hr/urn:nbn:hr:179:846494

P. Barać, "Hibridno programiranje LabView FPGA", Undergraduate thesis, University of Split, Faculty of Electrical Engineering, Mechanical Engineering and Naval Architecture, Split, 2022. Available at: https://urn.nsk.hr/urn:nbn:hr:179:846494

Metadata
TitleHibridno programiranje LabView FPGA
Title (english)Hybrid programming LabVIEW FPGA
AuthorPetar Barać
MentorGoran Petrović (mentor)
GranterUniversity of Split
Faculty of Electrical Engineering, Mechanical Engineering and Naval Architecture
(Department of Power Engineering)
Split
Defense date and country2022-09-22, Croatia
Scientific / art field,
discipline and subdiscipline		TECHNICAL SCIENCES
Computing
Abstract
U ovom radu opisano je hibridno programiranje u LabVIEW FPGA te navedene prednosti tog pristupa programiranju. Kako bi se što bolje shvatilo hibridno programiranje u LabVIEW FPGA prolazilo se kroz ključna poglavlja počevši od FPGA tehnologije. FPGA je obrađen kroz njegovu povijest, hardver i navođenje prednosti. Opisane su osnove programskog okruženja LabVIEW te objašnjene osnove rada u njemu. Obrađen je princip rada LabVIEW FPGA. U poglavlju o hibridnom programiranju u LabVIEW FPGA objašnjena je implementacija VHDL koda pomoću IP integracijskog čvora te prikazan primjer hibridnog programiranja. U zasebnom poglavlju opisano je industrijsko računalo cRIO kroz njegov softver, hardver i primjenu. Za odabranu konfiguraciju FPGA uređaja izrađen je program za određivanje pogreške sustavskog sata u odnosu na vrijeme GPS sustava.
Abstract (english)
In this paper, hybrid programming in LabVIEW FPGA is described and the advantages of thi programming approach are listed. In order to better understand the hybrid programming in LabVIEW FPGA, we went through key chapters starting with FPGA technology. FPGA is covered through its history, hardware and listing the advantages. The basics of the LabVIEW programming environment are described and the basics of working in it are explained. The working principle of LabVIEW FPGA is covered. In the chapter on hybrid programming in LabVIEW FPGA, the implementation of VHDL code using the IP integration node is explained and an example of hybrid programming is presented. A separate chapter describes the cRIO industrial computer through its software, hardware and application. For the selected configuration of the FPGA device, a program was created to determine the errors of the system clock in relation to the time of the GPS system.
Keywords
Keywords (english)
Languagecroatian
URN:NBNurn:nbn:hr:179:846494
Study programmeTitle: Computing
Study programme type: professional
Study level: undergraduate
Academic / professional title: stručni/a prvostupnik/ prvostupnica inženjer/inženjerka računarstva (stručni/a prvostupnik/ prvostupnica inženjer/inženjerka računarstva)
Type of resourceText
File originBorn digital
Access conditionsAccess restricted to authenticated users
Terms of useLicence In copyright icon
Created on2023-02-20 13:35:54